about CORDIC algorithm........

Similar threads

• G

  CORDIC-ARCTAN

  • Started by gary36
  • Apr 11, 2023
  • Replies: 5

  PLD, SPLD, GAL, CPLD, FPGA Design
• M

  CORDIC implementation to generate Amplitude & relative phase from I,Q samples

  • Started by Maitry07
  • Oct 5, 2022
  • Replies: 9

  PLD, SPLD, GAL, CPLD, FPGA Design
• B

  [SOLVED] Trying to debug binary to bcd using double dabble algorithm.

  • Started by BojackHorseman
  • Oct 7, 2022
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• R

  [SOLVED] How to convert angle to binary representation during writing of verilog code for CORDIC algorithm?

  • Started by ryan1122
  • Aug 28, 2021
  • Replies: 1

  PLD, SPLD, GAL, CPLD, FPGA Design
• A question about AD7893

  • Started by fenglei
  • Jan 13, 2023
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design