Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

About a Verilog code for digital Sigma-Delta modulator

Status
Not open for further replies.

gaom9

Full Member level 4
Joined
Oct 8, 2007
Messages
230
Helped
7
Reputation
14
Reaction score
4
Trophy points
1,298
Location
China
Activity points
3,320
sigma delta verilog

Hi,
I am design a ΣΔ fractional- frequency synthesizer, and I find a verilog code for the digitao sigma-delta modulator, which is a single-loop multi-bits quantizer. The output is 5bit and the input is 22Bits. Its structure and the verilog code are shown below. But when I simulate this verilog code, the result is not right.
The input word-width is 22Bits, and I want to get a fraction of 0.25, so I add an input of 0.25×2(22)=1048576. But when I calculate the average of the output to the total nunber of clock, it equal to 1.8.
Is there any matter with the code? And is there any different between the input of MASH and single-loop, in MASH, the input = fraction × the word-width.
Please give some advice.

Thank you!
Best regards!

structure
38_1229392146.jpg


Verilog-code and testbench
 

fufumee84

Newbie level 3
Joined
Feb 21, 2008
Messages
3
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Activity points
1,294
Hi, do you have a updated version of the code? can you show me where you find the source code?
Many thanks
 
  • Like
Reactions: Bryant824

    V

    Points: 2
    Helpful Answer Positive Rating

    Bryant824

    Points: 2
    Helpful Answer Positive Rating

strennor

Advanced Member level 4
Joined
Dec 9, 2003
Messages
104
Helped
18
Reputation
36
Reaction score
1
Trophy points
1,298
Activity points
488
funny,
i just start learning delta-sigma stuff
maybe i will give an answer later

anyway, thx for the code!
 

strennor

Advanced Member level 4
Joined
Dec 9, 2003
Messages
104
Helped
18
Reputation
36
Reaction score
1
Trophy points
1,298
Activity points
488
take a look at my code,

i think it is correct
 

noura7

Member level 3
Joined
Apr 19, 2010
Messages
54
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
tunisia
Activity points
1,602
hi strennor,

I want to model a single-loop multi-bits sigma-delta modulator with VHDL. I read your code but i dont understand it because i know vhdl syntax only can you help me how can i translate it to vhdl code. thans a lot

Noura
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top