Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

A question on the dc offset correction loop in high gain amp

Status
Not open for further replies.

John Xu

Member level 3
Joined
Jul 22, 2005
Messages
59
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,938
dc offset correction

Hi,
I have aquestion on the dc offset loop for a high gain amplifier, e.g., a limiting amplifier.

We know in the high gain amplifier design, we always need a dc offset loop to reduce the mismatch effect. It consists of a low pass filter which is to extract the dc level and feed abck to the input port. I noticed in many designs, there is a amplifire located in this dc offset loop path. Pls. see the attached file, Fig.1.

Can anyone help me to understand the function of this amplifier? Is it to isolate the crosstalk of the input/output? Or it is to isolate the twop poles of the input and feedback loop? Or anyother functions???

Thanks in advance
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top