Is there any existing bus timing model to 8051 CPU Core (not the 8051 chip bus timing!!)? Such as, bus timing model for SFR bus, XDATA bus,... I am looking for a bus model such that I can develop a custom module that going to hook up to the internal bus, e.g. SFR bus, with 8051 core.