Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Why the DLL locking range be limited in the range of .......

Status
Not open for further replies.

huanchou

Member level 2
Joined
Aug 23, 2004
Messages
43
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
396
dll false lock 1.5t 0.5t

Dear all:

I am a DLL-disign newer. I have read some papers about the DLL,
but I still don't know Why the DLL locking range is limited in the range
of 0.5T ~ 1.5 T.
Can any export answer the question for me, or where can I find the reference?

Thanks!
 

Re: Why the DLL locking range be limited in the range of ...

The DLL locking range is limited by the phase detector.
If you try to extend the detector range or to add the anti-false lock circuit , the DLL will not have the issue.
 

    huanchou

    Points: 2
    Helpful Answer Positive Rating
Re: Why the DLL locking range be limited in the range of ...

The DLL locking range is limited by the phase detector.
If you try to extend the detector range or to add the anti-false lock circuit , the DLL will not have the issue.

Yes, you can extend the range of DLL, but it is still limited in some range and can't like PFD.

Yibin.
 

Dear huanchou
What is the difference between DLL and PLL?
 

Re: Why the DLL locking range be limited in the range of ...

the dll has cap
pfd bw
and cp bw
they all limit the range
 

Re: Why the DLL locking range be limited in the range of ...

yes, lock range is determined by characteristic of pd. For example, if the delay between out clk and ref cll is in (0.5T,T), pd will give down signal and increase the delay to T. If the delay between out clk and ref cll is in (T,1.5T), pd will give up signal and decrease the delay to T. But if delay >1.5T, pd will give down signal and decrease delay to 2T, which is a false locking. It is same for delay < 0.5T. Now most DLLs introduce a pd which can avoid the false locking when delay <0.5T. Althrough compliex pfds are introduced to extend lock range to some extent, but it is still a phase detector not a phase and frequency detector as in PLLs, thus lock range is still limited by pd.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top