Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

3 phase BLDC motor drive waveforms dont look right?

Status
Not open for further replies.
T

treez

Guest
Hello,

The following file "3ph BLDC" is an LTspice simulation of a 3 phase BLDC. the three other text files are the waveform description files of the six transistor gates, which need to be in the same folder as "3ph BLDC" when the simulation is run.

The waveforms simply do not look right, do you know why?
 

Attachments

  • zero.txt
    17.5 KB · Views: 79
  • 120.txt
    17.5 KB · Views: 63
  • 240.txt
    17.5 KB · Views: 69
  • 3PH BLDC.txt
    5.1 KB · Views: 70

The waveforms simply do not look right.
Why? Which waveforms do you expect?
 
  • Like
Reactions: treez

    T

    Points: 2
    Helpful Answer Positive Rating
Just wrong gate control sequence. The high side must be delayed by 1/6 period in each phase.
 
  • Like
Reactions: treez

    T

    Points: 2
    Helpful Answer Positive Rating
Thanks FvM, tho' the individual coil voltages still look lopsided...it does look better though....(have I interptreted yourself correctly?....attached is the updated simulation and the three extra phase shifted gate drive files).

https://i43.tinypic.com/154fuxv.jpg
 

Attachments

  • 3PH BLDC.txt
    5.2 KB · Views: 72
  • zero+60.txt
    17.5 KB · Views: 70
  • 120+60.txt
    17.5 KB · Views: 71
  • 240+60.txt
    17.5 KB · Views: 70

Timing is still inexact. All switching actions should take place at multiples of 5 ms (1/6 period), but they don't.
 
  • Like
Reactions: treez

    T

    Points: 2
    Helpful Answer Positive Rating
Should each fet "on time" be T/6, and each fet duty cycle be 1/6?
 

No, the on time in the MHCP application note is 2/6, as in your simulation. And the phase shift between LS and HS should be 3/6, but it isn't.
 
  • Like
Reactions: treez

    T

    Points: 2
    Helpful Answer Positive Rating
Thanks, I think its like page 4 of this...as you say...

http://documentation.renesas.com/doc/products/mpumcu/apn/reu05b0074_r8cap.pdf

..These are the sim and gate drive files now......the motor winding inductance rings like mad....what stops this happening in the real motor?

Also, here each fet has a duty of 33%.....is there a running method whereby each on pulse has the same centre point, but is only on for say a 20% duty , so as to reduce torque or speed?
 

Attachments

  • 3PH BLDC.txt
    5 KB · Views: 82
  • zero.txt
    17.5 KB · Views: 76
  • zero+60.txt
    17.5 KB · Views: 69
  • 120.txt
    17.5 KB · Views: 76
  • 120+60.txt
    17.5 KB · Views: 78
  • 240.txt
    17.5 KB · Views: 70
  • 240+60.txt
    17.5 KB · Views: 75
Last edited by a moderator:

The duty cycle might be varied between 0 and 50 %, or you can use PWM as in the Renessas AN.

The ringing is promoted by the far-off snubber values. Try 10n+4k to get an idea of achievable snubber effect.
 
  • Like
Reactions: treez

    T

    Points: 2
    Helpful Answer Positive Rating
do you know how to calculate how high the current can get in a fet in a 3 phase drive....I mean in a full bridge smps its calculable, i'm not sure how to do it with a BLDC motor.
 

You can't calculate it without a motor model including the "external" emf.
 
  • Like
Reactions: treez

    T

    Points: 2
    Helpful Answer Positive Rating
"External" emf means the generated motor voltage, the part of the motor equivalent circuit that can't be modelled by passive elements.
 
  • Like
Reactions: treez

    T

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top