Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

sti effect and LOD effect

Status
Not open for further replies.

samabraham

Newbie level 6
Joined
Mar 16, 2013
Messages
12
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,283
Location
Bangalore
Activity points
1,359
is there any difference between STI effect and LOD effect, are they same???
 

STI, to first part, is a technological measure, needing several process steps. Its main effect is isolation and capacitance limitation.
But what is LOD? Do you perhaps think of LDD?

For both, you can find explanations in Wikipedia or G00GLE.
 

STI, to first part, is a technological measure, needing several process steps. Its main effect is isolation and capacitance limitation.
But what is LOD? Do you perhaps think of LDD?

For both, you can find explanations in Wikipedia or G00GLE.
Thanks erikl for the reply, STI - Shallow Trench Isolation, LOD -Length Of Diffusion, I have seen in some PDKs STI effect and LOD effect.
 

Hi all,

STI- Shallow Trench Isolation
LOD- Length of Diffusion

LOD:
The trenches do mechanical stress on the MOS causing change in the MOS behavior according to how far it is from the trench, so using dummy fingers decrease this effect cause you put the fingers far from the trench while using multipliers is better because all the MOS will have the same stress (better matched).

They are not exactly same, But most refer them with same name.

Since because of Shrinking Technology node, the spacing becomes very compact.
We use STI instead of LOCOS in smaller Tech, Due to STI used the source or drain will get the stress from STI and thus the operation point varies.

In order to avoid LOD, dummy transistors are placed and shared with critical devices, so that the stress is not reached to critical devices.


Attached is very good article on LOD and WPE:

Hope this helps!!
 

Attachments

  • WPE_LOD_Paper.pdf
    370.1 KB · Views: 623
  • Matching_Of_Transistors.pdf
    61.2 KB · Views: 404

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top