Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
.v is the verilog ASCII file.
.ddc is the binary file which contain the gate level description of Design
.db is the library file,it is not the format of netlist while .ddc and .v are the format of netlist.
.ddc is synopsys database format..it is most recommended by synopsys.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
