Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
not familiar with the term ghajiskis chart... regarding my doubt it is vlsi design flow chart...its is devided in three domain physical, structural and behavioral.. now imy doubt is ...are these two structural and behavioral are same as wht we use in vhdl code style
one Y chart is admittance chart used in RF circuit design.... It is inverse of smith chart whre normalised characteristic admittance instead of characteristic impedance is plotted....
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
