Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Mentor graphics calibre DRC error

Status
Not open for further replies.
S

sg0786

Newbie level 3
Joined
Sep 28, 2012
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,304
I am new to MG calibre tool. I was trying to do a DRC for simple NAND standard cell. In calibre RVE it throws error check GC.C.1
GC.C.1: GC Coverage less than 0.14 ( GC.C.1 ).

I was hoping that i should get a clean run for std cell in a library. what is this GC coverage error?

thanks
 

That looks like it is a DRC check. The DRC checks are coded in the SVRF rule file, which is usually provided by the foundry as part of the PDK. If this is a pre-existing standard cell that you expected to be clean, check that you are running the correct files for your process -- each process has different parameters for things like minimum width, coverage, and so on.

As for exactly what the check means, either look at the PDK for rule GC.C.1 or search the SVRF file for the code. The error statement is generic enough I can't tell whether the issue is a via is not being covered with enough margin, the density is too sparse for manufacture (that is, it would need fill), or some other check of relative placements.

-Sam.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top