Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

phase margin postive or fail ?

Status
Not open for further replies.

sj95

Member level 1
Joined
Oct 4, 2006
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,568
Dear all:
If I have a phase down to -100 deg at 0 db, we say that has 80 deg phase margin.

But, if I have a phase raise up to +100 deg at 0db, how about the phase margin right now?

It is 280 deg phase margin or 80 deg phase margin? or it is a fail circuit ??

Thank you.
 

A phase of +100 deg is identical to -260 deg.
If this a problem or not depends on your limit (-180 deg or -360 deg), because some people take the 180 deg phase shift due to negative feedback into account and some people don't (real loop gain or simply the product of all loop components without the minus sign).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top