Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
die size estimation brings into discussion of core limited n pad limited design !!
n more over i am nt sure ..whether package size is fixed or die size..
luking for ans frm other members !
cheers,
Shiv
what is the number of IO pads ?
what is the least perimeter in which they can be arranged while meeting all DRC of wirebond ?
can you breakout to your ballmap with this arrangement ?
Is your core area larger than the area you get by arranging pads in square/rectangle above ? ( std cell area + analog blocks + routing etc...)
any specific requirement abt pad placement from floorplan of core ?
you need to explore all these questions to get to die size...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.