D
daskk62
Guest
I developed an algorithm using verilog-hdl in vivado. Now I want to check how long my algorithm will take to process 200 samples without actually dumping it in FPGA kit. So, how to check processing time of a design in vivado software only?