Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Did you try changing the simulation options from "Default Settings" to either "Settings for better convergence" or "Settings for better accuracy"? It can be done at Menu on System>>Set Simulation Options.
just tried but the error still happening. i think can be the input PWM (HIN1,2,3 and LIN1,2,3) they must have some phase lag but i dont know how to do that.
Why the zeners across GS?
The drive voltage is 15Vmax and the Mosfets can widthstand 20V.
I see no reason for the zeners ... also zeners often suffer from high capacitance.
V_SO is the power current return path for the low side drivers. They are not connected in your schematic.
Also check you other unconnected pins ... wheter this complies with the datasheet.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.