Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Depending on how sensitive you are to things like power
and timing symmetry and channel count, this could be a
single "logic level" PMOSFET and a resistor load to -5V.
But hogs power half the time and transitions would be
pretty sensitive to loading.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.