Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to start a verilog-A by HSPICE

Status
Not open for further replies.

sj95

Member level 1
Joined
Oct 4, 2006
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,568
Dear all:
I have a problem for simulating a simple file by HIPICE.
When I click the simulate, the result always tell me

** error **
During Verilog-A Device processing:
CML file does not exist


Why? what mistake is made by me?
Could you help me ?

Thanks a alot.




The sp file:

*Title: Simple Verilog-A Resistor
.hdl resistor.va
.options post=1
X1 1 0 resistor r=1
VS 1 0 1
.dc VS 0 10 1
.end



The va file:

// Simple resistor
`include "disciplines.vams"
module resistor(p,n);
parameter R=1.0 from (0:inf);
electrical p,n;
analog I(p,n) <+ V(p,n)/R;
endmodule
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top