Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How reduce EMI problems in circuit design?

Status
Not open for further replies.

sivamit

Full Member level 4
Joined
Dec 1, 2005
Messages
201
Helped
20
Reputation
40
Reaction score
14
Trophy points
1,298
Activity points
2,651
How reduce EMI problems in circuit design...
I wul be extremly happy if cud tell me some e-books or websited to learn something about this....
Thanks
 

Re: EMI

Try, for example, this one:
**broken link removed**

Regards,
IanP

BTW: wud and cud doesn't look "cool" here ..
 

Re: EMI

It's difficult to show a real circuit but there are some rules may help

1.) Appropriate decoupling has to use, not just putting 100nF, 10nF cap. etc

e.g.

At low frequency : choose 100nF, 10nF
At around 400MHz : e.g 220pF
At around 900MHz : e.g. 68pF
At around 1.8GHz : e.g 10pF

2.) Location

For example : Directly at P.A. Vdd, oscillator Vdd to gnd and try to govern the signal loop.

3.) Small resistor and shunt cap. to gnd can add at data line to suppress the level. Of course, it won't be as good as adding an EMI filter but much cheaper.

4.) Add stripline for and small shunt cap. for very high frequency data line.

5.) Careful component placement and layout.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top