Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Cadence- parasitic capacitances problem

Status
Not open for further replies.
D

drabos

Full Member level 6
Joined
Jan 3, 2006
Messages
397
Helped
45
Reputation
90
Reaction score
15
Trophy points
1,298
Activity points
3,768
How can I simulate in CADENCE (Spectre) the parasitic capacitances (Cgs,Cds,....) of the MOS transistors???
In many simulators, the operation point information contains that?
In Cadence??? How can I do that???
 

Hi
as I know cadence simulate parasitic capacitor.
but if it is not enough you can use post layout simulation.
regards
 

Ah...! I was dealing with parasitic capacitances problems in an IC and visited this page!

I will try my best and try to know the answer of your question as well!

Sincerely,
Singh

Added after 2 minutes:

However if you use an equivalent circuit of MOS transistor

Use parasitic capacitances as variables and by changing the variables...

Try to simulate the results...

It may be helpful for your research!

Hope I got your question right?

OR

Could you elaborate your problem a lil bit further...

mail me directly @ k.singh1@lancs.ac.uk
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top