Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The determination of vdssat can be cumbersome for short channel FETs, because the transition from the linear region to the saturation region is not abrupt, but smooth contrary to long channel theory. that's why we need some more complicated analytical equations to derive vdssat. attached, please a find a paper which suggets a method about this issue. I tried and it works !
In hspice simulation, use .op, then it will give you all the biasing points, include the vdsat. It is very diffcult and not accurate to use formular to calculate it, especially in short channel.
exactly ...wing has right . use .op in your simulation , from Hspice use Edit LL button (edit a listing file) and in this file you will see all operation points you need ...something like this
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
ch.2 0