+ Post New Thread
Results 1 to 5 of 5
  1. #1
    Advanced Member level 4
    Points: 5,915, Level: 18
    Achievements:
    7 years registered

    Join Date
    Jan 2012
    Location
    Italy
    Posts
    1,042
    Helped
    41 / 41
    Points
    5,915
    Level
    18

    How to differentiate offset voltage error from CMRR and PSRR

    Dear friends,

    In the attached image of the non-ideal op-amp, the quantities CMRR, PSRR, and Vos are modelled as voltage sources at the nin-inverting terminal. These sources together will offset the output with some value.

    If I am interesting on finding the input offset voltage, how can I know that this output shift is not a result of the other two components CMRR and PSRR ?

    Thank you

    Click image for larger version. 

Name:	opa.PNG 
Views:	1 
Size:	81.2 KB 
ID:	155278

    •   AltAdvertisement

        
       

  2. #2
    Advanced Member level 3
    Points: 5,039, Level: 16

    Join Date
    Nov 2013
    Posts
    742
    Helped
    201 / 201
    Points
    5,039
    Level
    16

    Re: How to differentiate offset voltage error from CMRR and PSRR

    With typical or nominal supply voltage the PSRR caused offset is 0V, and in the middle of the common mode voltage range the CMRR caused offset is also 0V. The offset from mismatch should be measured with these conditions.
    "Try SCE to AUX." /John Aaron/


    1 members found this post helpful.

    •   AltAdvertisement

        
       

  3. #3
    Advanced Member level 4
    Points: 5,915, Level: 18
    Achievements:
    7 years registered

    Join Date
    Jan 2012
    Location
    Italy
    Posts
    1,042
    Helped
    41 / 41
    Points
    5,915
    Level
    18

    Re: How to differentiate offset voltage error from CMRR and PSRR

    Quote Originally Posted by frankrose View Post
    With typical or nominal supply voltage the PSRR caused offset is 0V, and in the middle of the common mode voltage range the CMRR caused offset is also 0V. The offset from mismatch should be measured with these conditions.
    Dear Frank,

    Thank you for your reply,

    Why you think in the middle of the ICMR the CMRR cause zero output voltage ?

    Secondly, I want to simulate the Vos over the entire range ICMR, what will be the explanation of this graph, or we should rather simualte CMRR over ICMR ?

    Thank you



    •   AltAdvertisement

        
       

  4. #4
    Advanced Member level 3
    Points: 5,039, Level: 16

    Join Date
    Nov 2013
    Posts
    742
    Helped
    201 / 201
    Points
    5,039
    Level
    16

    Re: How to differentiate offset voltage error from CMRR and PSRR

    I don't think it is totally zero, you are right, but this is the practical way. There you can assume its effect is minor compared to mismatch.
    And CMRR at DC should be negligible, if you want to know the mismatch's effect at the sides of ICMR for example for a rail2rail input amplifier you can simulate it with the condition that the CMRR is negligible. This is simple engineering not rocket science.
    "Try SCE to AUX." /John Aaron/


    1 members found this post helpful.

  5. #5
    Advanced Member level 4
    Points: 5,915, Level: 18
    Achievements:
    7 years registered

    Join Date
    Jan 2012
    Location
    Italy
    Posts
    1,042
    Helped
    41 / 41
    Points
    5,915
    Level
    18

    Re: How to differentiate offset voltage error from CMRR and PSRR

    Thank you Frank,

    Now I can say that offset voltage we measure or simulate is actually combination of or sum of input different errors, together they all shift the charasterics of the op-amp and one need to compensate it. The only difference between the mismatch offset and other types are the former one is frequency dependent.

    I believe it is also importnat to simulate the offset voltage error for the hole range of ICMR



--[[ ]]--