Hallo everyone,

I m looking for a simple Code in Verilog-A to build up an 3-bit Delta-Sigma Modulator. Is there any way to avoid the typically ADC/DAC blocks, for simplicity and behavioral modelingl?

cheers,
jo