Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

filling empty space in layout

Status
Not open for further replies.

Junus2012

Advanced Member level 5
Joined
Jan 9, 2012
Messages
1,552
Helped
47
Reputation
98
Reaction score
53
Trophy points
1,328
Location
Italy
Activity points
15,235
Dear friends,

I am about to finish with my layout design, I have some some gaps in my lyout which I couldn't fill. I have also the upper part is wider than the down part. How can I fill the gaps and also to make my layout looks like one rectangular

Thank you very much
 

I like to fill with decoupling capacitors, which I make by
stacking metal layers over (say) 20/5 multifinger MOSFETs
for a parallel thin ox, thick ox plate set. This can be positive
for density checks and gives some improvement in chip
behavior (killing supply bondwire inductance somewhat).
I sometimes make this all part of the power supply bussing,
capacitors that underlap the bus-pair distributing the
decoupling throughout the part.
 
Most of foundries supply "tiling" tool to fill the empty spaces to improve the stress fragility.This is a special pattern that consists proper layers.
 
I like to fill with decoupling capacitors, which I make by
stacking metal layers over (say) 20/5 multifinger MOSFETs
for a parallel thin ox, thick ox plate set. This can be positive
for density checks and gives some improvement in chip
behavior (killing supply bondwire inductance somewhat).
I sometimes make this all part of the power supply bussing,
capacitors that underlap the bus-pair distributing the
decoupling throughout the part.

Dear freeBird,
Could you please refer me to an image to understand the connection more clearely, and thank you for your suggestion

- - - Updated - - -

Most of foundries supply "tiling" tool to fill the empty spaces to improve the stress fragility.This is a special pattern that consists proper layers.

Dear bigboss,

how can I find this tool in Cadence

- - - Updated - - -

*****************************************************************************************

By the way guys what about also filling some spaces with substrate contacts ?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top