+ Post New Thread
Results 1 to 5 of 5
  1. #1
    Full Member level 3
    Points: 1,865, Level: 10

    Join Date
    Aug 2013
    Posts
    181
    Helped
    0 / 0
    Points
    1,865
    Level
    10

    Link Training with IO DELAY

    Hi,
    how to implement link training with IO DELAY in Xilinx ultrascale FPGA?
    Any idea or reference design?
    Thanks

    •   AltAdvertisment

        
       

  2. #2
    Advanced Member level 5
    Points: 12,954, Level: 27
    Achievements:
    7 years registered

    Join Date
    Aug 2011
    Posts
    2,593
    Helped
    302 / 302
    Points
    12,954
    Level
    27

    Re: Link Training with IO DELAY

    In essence - "link training" is the process of finding the safest sampling point at receiver to avoid timings violations and achieve a robust link.
    In the Ultrascale family the recommendation is to use the "bitslice" component.

    Google XAPP1274


    1 members found this post helpful.

    •   AltAdvertisment

        
       

  3. #3
    Full Member level 3
    Points: 1,865, Level: 10

    Join Date
    Aug 2013
    Posts
    181
    Helped
    0 / 0
    Points
    1,865
    Level
    10

    Re: Link Training with IO DELAY

    @shaiko, is this training also with IO DELAY? I see in page 315
    https://www.xilinx.com/support/docum...-libraries.pdf
    IDELAYE3 primitive.



    •   AltAdvertisment

        
       

  4. #4
    Advanced Member level 5
    Points: 12,954, Level: 27
    Achievements:
    7 years registered

    Join Date
    Aug 2011
    Posts
    2,593
    Helped
    302 / 302
    Points
    12,954
    Level
    27

    Re: Link Training with IO DELAY

    Yes.
    The "bitslice" is an IOSERDES, IODELAY and FIFO aggregated into one primitive.
    Before Ultrascale - series 7 had these separately.

    The new approach is what Xilinx calls: "Native Mode".
    The old approach (Series 7) is called: "Component Mode".
    You can still use "Component Mode" with Ultrascale - however, it's inadvisable unless you have a good reason to do so...

    https://www.youtube.com/watch?v=ihk7YbZqCKA

    Enjoy


    1 members found this post helpful.

  5. #5
    Full Member level 3
    Points: 1,865, Level: 10

    Join Date
    Aug 2013
    Posts
    181
    Helped
    0 / 0
    Points
    1,865
    Level
    10

    Re: Link Training with IO DELAY

    @shaiko
    This solution seems like source synchronous. Is there one which is not source synchronous and also support smaller FPGA like artix?



--[[ ]]--