Electric_Shock
Junior Member level 2
I have a problem with the bootstrap switch for ADC. In the sampling phase, output voltage can exactly track to the input voltage. However, when the CLK is low, the switch is off and the output voltage decreases by 3-4mV. The bigger the sampling MOS is, the higher the output voltage decreases by. Can you explain for me? Thank in advance.