+ Post New Thread
Results 21 to 29 of 29
-
8th February 2019, 07:42 #21
- Join Date
- Feb 2018
- Posts
- 31
- Helped
- 0 / 0
- Points
- 310
- Level
- 3
Re: Voltage single phase active front end rectifier - simulation problem
well i get rid of some errors (obviously if i use hirearchical blocks i cant use PI regulator as name with "space" between PI and regulator) but now is there only problem in hirearchical block of PWM - nodes are floating....
here is curent version of my schematic
Moderator action: removed link to external file server
- - - Updated - - -
well i get rid of some errors (obviously if i use hirearchical blocks i cant use PI regulator as name with "space" between PI and regulator) but now is there only problem in hirearchical block of PWM - nodes are floating....
here is curent version of my schematic
singlephase voltage epsilon regulation.rarLast edited by KlausST; 8th February 2019 at 07:27. Reason: Removed link
-
Advertisment
-
8th February 2019, 12:03 #22
- Join Date
- Jan 2008
- Location
- Bochum, Germany
- Posts
- 43,773
- Helped
- 13308 / 13308
- Points
- 251,342
- Level
- 100
Re: Voltage single phase active front end rectifier - simulation problem
As previously mentioned, I don't have Orcad PSpice 16.
Floating nodes, as indicated by the log file suggest basic errors in simulation circuit, not specific to AFE application.
I need to decode the SPICE netlist, getting schematic pdf would be helpful.
-
9th February 2019, 11:42 #23
- Join Date
- Jan 2008
- Location
- Bochum, Germany
- Posts
- 43,773
- Helped
- 13308 / 13308
- Points
- 251,342
- Level
- 100
Re: Voltage single phase active front end rectifier - simulation problem
I reviewed the netlist and found that the error is rather trivial.
You have e.g. E_PWM_E3 driving E_PWM_E6, both E3 output nodes are floating. Solution is to ground one output node, or connect at least a high ohmic resistor to ground if you are not sure about the actual circuit operation.
-
Advertisment
-
9th February 2019, 12:52 #24
- Join Date
- Feb 2018
- Posts
- 31
- Helped
- 0 / 0
- Points
- 310
- Level
- 3
Re: Voltage single phase active front end rectifier - simulation problem
I did what you suggest - make node for output on E3 and E3 (they was similar and got same problem) and it helps i can "run" simulation now, now i just cant get results duo to convergence problems
- - - Updated - - -
I did what you suggest - make node for output on E3 and E2 (they was similar and got same problem) and it helps i can "run" simulation now, now i just cant get results duo to convergence problems
-
Advertisment
-
9th February 2019, 15:01 #25
- Join Date
- Dec 2015
- Location
- Madrid, Spain
- Posts
- 1,244
- Helped
- 308 / 308
- Points
- 7,079
- Level
- 20
Re: Voltage single phase active front end rectifier - simulation problem
I managed to simulate it up to a point, where convergence problems appear again. However, I believe that using IGBTs is wrong because the control signals (PWM1+ and PWM1-) turns ON the IGBT which reverse biases the diode VR1, which means the current can not flow through it. Try maybe with only diodes first and IGBTs in the low side only.
Here is the simulation setup that allows you to simulate it somehow..
Likewise, the thetha=6.28 is wrong. You should try to implement it as thetha=6.28*50*TIME in an ABM/1 block (i.e. ABM with 1 input). The input to the ABM block is epsilon like follows:
ABM/1 block:
(6.28*50*TIME-V(%IN)) where V(%IN)=Epsilon. Then, take the output of this block to the "SINE" input.
Attached are also the pdf schematic files that represent post #21 + #24.Last edited by CataM; 9th February 2019 at 15:12.
1 members found this post helpful.
-
9th February 2019, 15:34 #26
- Join Date
- Feb 2018
- Posts
- 31
- Helped
- 0 / 0
- Points
- 310
- Level
- 3
Re: Voltage single phase active front end rectifier - simulation problem
Hello, thanks for the reply,
i just want to ask about IGBT - you said i should try it without them only with diods, im not sure what means "Try maybe with only diodes first and IGBTs in the low side only."
Also i thought that theta =omega*t=2*3,14*50*0,002 thus its 6,28 (i take 2pif so 2*3,14*50 and 0,002 as time for frequency of 50 is 20ms this isnt correct?
-
9th February 2019, 19:42 #27
- Join Date
- Dec 2015
- Location
- Madrid, Spain
- Posts
- 1,244
- Helped
- 308 / 308
- Points
- 7,079
- Level
- 20
Re: Voltage single phase active front end rectifier - simulation problem
i just want to ask about IGBT - you said i should try it without them only with diods, im not sure what means "Try maybe with only diodes first and IGBTs in the low side only."Last edited by CataM; 9th February 2019 at 20:09.
-
9th February 2019, 20:34 #28
- Join Date
- Feb 2018
- Posts
- 31
- Helped
- 0 / 0
- Points
- 310
- Level
- 3
Re: Voltage single phase active front end rectifier - simulation problem
If i understand you right well i thought that V1 and V2 should be ON and OFF at same time, and in opposite V44 and V3 should be ON and OFF at same time but inverted in compare of V1-V2, as the proper function of AFE rectifier. I read in theory i used that IGBT is best for AFE rectifiers thx to their parameters, i just pick some part to try it
-
Advertisment
-
10th February 2019, 01:00 #29
- Join Date
- Jan 2008
- Location
- Bochum, Germany
- Posts
- 43,773
- Helped
- 13308 / 13308
- Points
- 251,342
- Level
- 100
Re: Voltage single phase active front end rectifier - simulation problem
However, I believe that using IGBTs is wrong because the control signals (PWM1+ and PWM1-) turns ON the IGBT which reverse biases the diode VR1, which means the current can not flow through it. Try maybe with only diodes first and IGBTs in the low side only.
- - - Updated - - -
Likewise, the thetha=6.28 is wrong. You should try to implement it as thetha=6.28*50*TIME in an ABM/1 block (i.e. ABM with 1 input). The input to the ABM block is epsilon like follows:
ABM/1 block:
(6.28*50*TIME-V(%IN)) where V(%IN)=Epsilon. Then, take the output of this block to the "SINE" input.
Attached are also the pdf schematic files that represent post #21 + #24.
1 members found this post helpful.
+ Post New Thread
Please login