Assuming input of bottom transistor (NMOS) of NAND gate is held at VDD and upper transistor (NMOS) switches from 1-0 , what should be the current equation that must be substituted for Isub in the equation delay= C*V/Isub ..

As per my knowledge, one of the PMOS transitors will be conducting and the output charges through PMOS and hence Isub= Isub(PMOS).

But in the paper attached, they have mentioned the currents (CASE 2) only in terms of NMOS.. On what basis is the analysis of NAND gate currents done in the attached paper..?

http://ece.uwaterloo.ca/~elmasry/papers/076.pdf