Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Noise Simulation using cadence

Status
Not open for further replies.

AMSA84

Advanced Member level 2
Joined
Aug 24, 2010
Messages
577
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,298
Location
Iberian Peninsula
Activity points
6,178
Hi everyone,

I am designing an offset cancellation circuit and I want to do a noise simulation. My goal is to do the simulation using the circuit without the offset cancellation technique and then using the same topology using the offset cancellation technique and compare both noises.

I have tried the noise analysis, but I don't know if this analysis takes into account the switching behaviour/nature of the cancellation circuit since the noise analysis is just a simple frequency sweep across the desired frequency range.

Does anyone knows how to do it?

Regards.
 

Since you are saying its a switching technique based offset cancellation. Your should be using periodic steady state methods. PSS/PNOISE will help you,
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top