Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] [Moved]: Verilog A code for Timer

Status
Not open for further replies.
S

Shady Ahmed

Member level 5
Joined
Jan 26, 2013
Messages
86
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
2,042
Hello,

I am trying to write verilog-A code to model a circuit that acts as an analog timer.
By default, the output is High, when it receives start signal (positive edge), the output should be low for a constant time (say 10u seconds) then it goes HIGH again.

Here is the code, however it doesn't seem to work.
Any help?

Code: 
// VerilogA for ELC612, Analog_Timer, veriloga

`include "constants.vams"
`include "disciplines.vams"

module Analog_Timer(start,Vout);

input start;
output Vout;
electrical start, Vout;

parameter real ton=1u;
parameter real Vmax=1.5;
parameter real vtrans_clk=1.65;
parameter real vlogic_high=3.3;
parameter real vlogic_low = 0;
parameter trise=200e-9;
parameter tfall=200e-9;
parameter real tdel = 0;
integer next,temp;

analog begin

@ (cross( V(start) - vtrans_clk, +1,1n )) begin
	next = $abstime ;
	temp= 	0;
end	

@ (timer(next)) 
	temp= 1;


V(Vout) <+ transition( temp? vlogic_high: vlogic_low,
				   tdel, trise, tfall );


end
endmodule
 

Re: Verilog A code for Timer

Code: 
// VerilogA for ELC612, Analog_Timer, veriloga

`include "constants.vams"
`include "disciplines.vams"

module Analog_Timer(start,Vout);

input start;
output Vout;
electrical start, Vout;

parameter real ton=10u;
parameter real Vmax=1.5;
parameter real vtrans_clk=1.65;
parameter real vlogic_high=3.3;
parameter real vlogic_low = 0;
parameter trise=200e-9;
parameter tfall=200e-9;
parameter real tdel = 0;

integer temp;
real next;

analog begin
   @(initial_step) begin
      temp = 1;
      next = $abstime;
   end //initial_step

   @(timer(next)) temp= 1;

   @( cross(V(start)-vtrans_clk, +1, 1n) ) begin
      temp = 0;
      next = $abstime + ton;
   end //cross

   V(Vout) <+ transition( temp ? vlogic_high:vlogic_low,
                                    tdel, trise, tfall );

end //analog
endmodule
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top