Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Acquisition Range of PLL

Status
Not open for further replies.

avishek_sinha_roy

Junior Member level 1
Joined
Oct 20, 2011
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,402
What is meant by acquisition range of PLL?
How does it depend on loop bandwidth?

When we work on discrete PLL domain, how does it affect the acquisition range?
I am currently working on timing recovery design of digital receiver. One of the specification is given as Acquisition range should be 10% of Symbol rate. From this information, how can I set the loop bandwidth of PLL which in turn will determine the loop filter constants (PI loop filter).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top