Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
According timing information of the m41t83 data should change AFTER falling clock edge. With your scope picture they are very close.
Do you think this may cause a problem?
Check if /RSTout is stable high. Yes, It's high as it is connected to a pull up resistor
Do you use SOX18 package? Yes -->
* Did you connect 2,3,9, 16,17 to Vss? Yes, Pin 2 is connected to Vss and the rest of NF pins are internally shorted
* Did you connect 6 and 15 to Vcc? Yes
The hardware engineer has designed the circuit that way and I thought both things wiring only one pin of them or wiring all pins to ground are the same.
Generally, I'll discuss the issue with him and I hope it will solve the problem as it is a PCB and it needs a long cycle to do it.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
