+ Post New Thread
Results 1 to 5 of 5
  1. #1
    Newbie level 1
    Points: 20, Level: 1

    Join Date
    Jul 2015
    Posts
    1
    Helped
    0 / 0
    Points
    20
    Level
    1

    DC synthesis - setup has higher priority than hold violation?

    Hi,

    In general, right after synthesis by DC (before ECO)
    the number of hold violations is much greater than setup violations.

    Is this because DC tool puts higher priority on setup than hold optimization?

    Thanks,
    dl

    •   AltAdvertisement

        
       

  2. #2
    Advanced Member level 1
    Points: 5,592, Level: 17

    Join Date
    May 2005
    Posts
    457
    Helped
    105 / 105
    Points
    5,592
    Level
    17

    Re: DC synthesis - setup has higher priority than hold violation?

    Typically, you don't worry about hold fixing during logic synthesis. You'd only try to fix hold violations in P&R after CTS. So yes.


    1 members found this post helpful.

    •   AltAdvertisement

        
       

  3. #3
    Full Member level 3
    Points: 1,560, Level: 9

    Join Date
    Dec 2014
    Posts
    172
    Helped
    3 / 3
    Points
    1,560
    Level
    9

    Re: DC synthesis - setup has higher priority than hold violation?

    You can fix the hold violations by adding delay elements in the data path during PnR flow. You will get the true status of the hold violations only after the CTS stage. So we give importance to hold fixing post CTS and set violations are considered in the earlier stages itself.



    •   AltAdvertisement

        
       

  4. #4
    Full Member level 5
    Points: 2,415, Level: 11

    Join Date
    Mar 2013
    Location
    San Diego
    Posts
    255
    Helped
    89 / 89
    Points
    2,415
    Level
    11

    Re: DC synthesis - setup has higher priority than hold violation?

    hold time fixing is a necessary evil as it doesn't impact the speed or functionality of the design. while setup impacts the quality of result of the design. So once your timing is met along with functionality ...hold time needs to be fixed as it is a must have....

    This is the simple explanation but now a days people are using fix hold early by using circuit design techniques ....for functional path...look at "lock up latch"....the idea can be used to fix functional hold times also using this technique.....



  5. #5
    Advanced Member level 3
    Points: 8,180, Level: 21

    Join Date
    Sep 2004
    Location
    Bangalore,India
    Posts
    814
    Helped
    138 / 138
    Points
    8,180
    Level
    21

    Re: DC synthesis - setup has higher priority than hold violation?

    The Synthesis tool wont look at the Hold at all, because Hold can be optimized/fixed during the PD ( mainly after CTS ).


    1 members found this post helpful.

--[[ ]]--