Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
the common centroid layout is used to reduce the efect of process mismatches in analog design.a bigger transistor is decomposed in to small transistors and they are placed so as their centroid
is same.u can refer to "design of analog cmos ics"
by razavi
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.