lgeorge123
Full Member level 2
In a three stage cic filter and the decimation factor is 32 , does it means that overall decimation is 32*32*32 ( 32768 )or just 32 only?
- - - Updated - - -
I search the google found it only 32. For dso in fixed 100MHz sampling clock to adc , can I achieve lower the sampling rate like selecting 1ms , 5ms etc time base by passing adc 8 bit output data to cic filter in adjusting different decimation factor??
- - - Updated - - -
I search the google found it only 32. For dso in fixed 100MHz sampling clock to adc , can I achieve lower the sampling rate like selecting 1ms , 5ms etc time base by passing adc 8 bit output data to cic filter in adjusting different decimation factor??
Last edited: