Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

lvs error in hierarchical dsign

Status
Not open for further replies.
V

vashistha

Junior Member level 3
Joined
Jul 9, 2013
Messages
30
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,458
I am working on the layout of instrumentation amplifier, my design is hierarchical i.e. there is three op amps in it. The layout of op amp is drc and lvs clean but when i instantiate the layout of op amp in the layout of instrumentation amplifier i got the lvs error.
LVS error
INCORRECT NETS

LAYOUT NAME SOURCE NAME
2 ** missing net ** xi1/vdd

--------------------------------------------------------------------------------------------------------------

3 ** missing net ** xi1/gnd

--------------------------------------------------------------------------------------------------------------

4 ** missing net ** xi0/vdd

--------------------------------------------------------------------------------------------------------------

5 ** missing net ** xi0/gnd

--------------------------------------------------------------------------------------------------------------

6 ** missing net ** xi2/vdd

--------------------------------------------------------------------------------------------------------------

7 ** missing net ** xi2/gnd
Click to expand...
Thanks
 
Last edited by a moderator:

Since the errors are related to Vdd and gnd nets, one mistake you may be doing is not shorting the vdd and gnd rails of individual opamp layouts. We can have only one Vdd and gnd rail in a layout. If such is the case then short them and do the LVS run.
 
Ya that was a problem, now i short the vdd and gnd rails of each op amp but still got the same error
 

have you labelled the metal lines for the ground and vdd??
 

When i simulate the file extracted from the layout i am getting the correct results but still getting the lvs error for vdd and gnd nets
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top