Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
tap cell is to connect subtrat to ground. Some std cell providers reduce the functional std cells by removing this subtrat connection and can claim there std cell are smaller.
tie high/low are to avoid a direct connection of power nets to transistor gate, which for some technology, could introduce ESD issue.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
