Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to use a square wave input with a specific duty cycle to get a 50% duty cycle clk

Status
Not open for further replies.

bhl777

Full Member level 6
Joined
Sep 30, 2008
Messages
363
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
5,140
Hi All, I have a input with a specific duty cycle, for example, varying from 40% to 80% and cycle is 100kHz. I tried to use this input to generate an output using the duty cycle information. The detailed in attached, could anyone advise how to implement the process circuit? Thank you very much! duty_cycle_to_frequency.PNG
 

Hi,

could anyone advise how to implement the process circuit?

Are you using any processor here or else any microcontrollers?

if you ain't using microcontroller go through with multivibrator or 555 timer ICs.

I've attached some documents here, check it out and update me.

Best regards,
 

Attachments

  • 242l9 (1).pdf
    2.2 MB · Views: 94
  • ee680lab_experiment8-9.pdf
    176.3 KB · Views: 127
  • LECTURE_NOTES_12.pdf
    1.3 MB · Views: 328

Hi Jinzpaul4u, thank you for the files. I just want to use some digital logic circuits (AND, OR, timer, etc) to implement this function. What I want is to extract the first duty cycle from a PWM signal (maybe reset after several cycles, but we can ignore this at this moment), and make the length of this to be 50% of output cycle.
For example, I have a input with 100kHz, so one cycle is 10uS. And the duty cycle is 10%, so we have 1uS high per cycle. What I want is to use this 1uS to generate a 2uS clk signal and its duty cycle is 50%. Similarly, if I have 20% duty cycle of input signal, I have 2uS high per cycle in the input, and I want output to be a 4uS clk signal.

I read your files but still not clear if they can be used to achieve what I want, could you give me more advise? Thank you!


Hi,



Are you using any processor here or else any microcontrollers?

if you ain't using microcontroller go through with multivibrator or 555 timer ICs.

I've attached some documents here, check it out and update me.

Best regards,
 

Can be hardly solved without a complex digital circuit, involving a clock generator, a pulse width measuring counter, a programmable timer to reproduce the period, a sequence controller.
 
  • Like
Reactions: bhl777

    bhl777

    Points: 2
    Helpful Answer Positive Rating
I believe you are talking about a duty-cycle to frequency converter. I agree with FvM. It sounds like a rather complex task.

If some inaccuracy can be tolerated you could perhaps average the variable-duty cycle signal to get a varying DC voltage and use the to control a voltage-controlled-oscillator (VCO).
 
  • Like
Reactions: bhl777

    bhl777

    Points: 2
    Helpful Answer Positive Rating
Hi FvM, could you give me some tips or some similar cases that I can refer to in order to solve it?

Can be hardly solved without a complex digital circuit, involving a clock generator, a pulse width measuring counter, a programmable timer to reproduce the period, a sequence controller.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top