+ Post New Thread
Results 1 to 4 of 4
  1. #1
    Full Member level 5
    Points: 2,343, Level: 11

    Join Date
    Jul 2012
    Posts
    249
    Helped
    18 / 18
    Points
    2,343
    Level
    11

    Starting with FPGA, VHDL and Spartan 3A (6)

    Hello
    I start with FGPA, precisely, Spartan 3A and Spartan 6 form Xilinx. http://www.files.em.avnet.com/files/...ev2_112008.pdf

    You can recommend the tutorials, video courses and other resources for learning the issues.

    •   AltAdvertisment

        
       

  2. #2
    Advanced Member level 5
    Points: 12,887, Level: 27
    Achievements:
    7 years registered

    Join Date
    Aug 2011
    Posts
    2,587
    Helped
    300 / 300
    Points
    12,887
    Level
    27

    Re: Starting with FPGA, VHDL and Spartan 3A (6)

    I see this board has an I2C temperature sensor.

    Make it a project.
    Write a VHDL I2C tx/rx device...

    Consult this for your VHDL learning curve:
    http://www.seas.upenn.edu/~ese171/vhdl/vhdl_primer.html

    Also,
    you can post your questions here as you progress



    •   AltAdvertisment

        
       

  3. #3
    Full Member level 5
    Points: 2,343, Level: 11

    Join Date
    Jul 2012
    Posts
    249
    Helped
    18 / 18
    Points
    2,343
    Level
    11

    Re: Starting with FPGA, VHDL and Spartan 3A (6)

    OK her is several my question,

    My first design , very simple RS Flip Flop with Q output and AND gate with x,y input.
    VHDL code below.
    Question.
    1. How connect Q output RS FF with y input AND gate? (internal connect inside FPGA)
    2. How connect on x input of AND gate clock from external differencial LVPRCL driver?
    3. Is inside ISE any tool which say me how maximal frequency is applicable for this design inside Spartan 3A?

    Thansk you

    -----------------------------------------------
    - RS Flip Flop -
    -----------------------------------------------

    entity RS is
    port (reset, set: in std_logic;
    q : out std_logic);
    end RS;

    architecture rtl of RS is
    begin
    process (reset, set) begin
    if (reset = '0') then
    q <= '0';
    elsif (set = '0') then
    q <= '1';
    end if;
    end process;
    end rtl;

    -----------------------------------------------
    - AND GATE -
    -----------------------------------------------

    entity AND_ent is
    port( x: in std_logic;
    y: in std_logic;
    F: out std_logic
    );
    end AND_ent;

    architecture behav of AND_ent is
    begin
    F <= x and y;
    end behav;



    •   AltAdvertisment

        
       

  4. #4
    Advanced Member level 5
    Points: 37,095, Level: 47
    Achievements:
    7 years registered

    Join Date
    Jun 2010
    Posts
    6,758
    Helped
    1976 / 1976
    Points
    37,095
    Level
    47

    Re: Starting with FPGA, VHDL and Spartan 3A (6)

    1. You need to create another entity that instantiates both the and gate and the latch (its not a flip flop because it is not edge triggered)
    2. in your new entity, you have an LVPRCL input that you will assign to the correct pin in your FPGA in your ISE project.
    3. Yes. When you compile the design it should tell you the FMax for your design. Im not sure what the tool is called in ISE but there is one.



--[[ ]]--