Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
fan out is the number of gates one gate is driving i.e number of gates connected to the o/p of a gate. Like in this question for 2 fanout you connect 2 NOT gates at the o/p of the inverter. This will increase the load seen by the inverter and hence increases the propagation delay.
Same in the case of NAND you connect o/p of NAND gate to 2 (1-4) NAND gates and compare the results
fan out is the number of gates one gate is driving i.e number of gates connected to the o/p of a gate. Like in this question for 2 fanout you connect 2 NOT gates at the o/p of the inverter. This will increase the load seen by the inverter and hence increases the propagation delay.
Same in the case of NAND you connect o/p of NAND gate to 2 (1-4) NAND gates and compare the results
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
