Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

delay locked loop false locking

Status
Not open for further replies.
D

de3n

Newbie level 3
Joined
Dec 10, 2011
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
Hi,

Read about how DLL will fail to lock or falsely lock
if the initial delay of the vcdl is not between
0.5T to 1.5T of the reference clock.
How do i simulate this condition showing?
How do i check if the locking is valid and not a false lock?


Best Regards,
de3n
 

I think u should have a locked condition and check it
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top