Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ISE implementation clock error...?

Status
Not open for further replies.

sarah23

Newbie level 6
Joined
Oct 14, 2010
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
USA
Activity points
1,362
ERROR:place:1018 - A clock IOB / clock component pair have been found that are not placed at an optimal clock IOB /



has anybody seen such an error before ...i gets it when during implementation phase ...how to correct it any ideas...?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top