Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problems when synthesizing Verilog codes in Synplyfy Pro

Status
Not open for further replies.

kiki_liu

Newbie level 1
Joined
Jun 17, 2004
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
9
SOS in synplyfy pro

hey, guys, i got a problem and can not find the reason
i use the device of ALTERA STRATIX, use the part of EPIS80, speed is 7 and the package is FC1508 in syplyfy pro 7.1.
when i systhesis my verilog code, i got several warnnings of "Removing sequential instance .delname of view: ALTERA_APEX .S_DFF(PRIM) because there are no reference to its outputs", i did not get the meaning, cause i check every register in the schematic level, but no register's output are non-use.
and there is no any warnings when i systhesis using other kinds of device, like xilinx.
could you guys give me some hints? thank you so much.
all have a nice day
best regards
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top