kostbill
Full Member level 1
Hello.
I am having weird problems with my design and I suspect that perhaps it is a timing error. I don't know what else to assume.
I am using microblaze. I want to connect a peripheral with the PLB bus.
So, in my design, I have an asynchronous block, communicating with an external peripheral, the external peripheral provides the clock. The input in the FPGA is from a CLKIN pin.
My question is, if I am declaring this correct in the UCF file.
Net fpga_0_my_i2s_0_BCLK_pin TNM_NET = E10;
TIMESPEC TS_fpga_0_my_i2s_0_BCLK_pin = PERIOD fpga_0_my_i2s_0_BCLK_pin 4000 kHz;
Net fpga_0_my_i2s_0_BCLK_pin LOC=E10 | IOSTANDARD = LVCMOS33;
If it is not correct, can you suggest something else? Does it need anything else? Is it just this?
Thanks,
Bill.
I am having weird problems with my design and I suspect that perhaps it is a timing error. I don't know what else to assume.
I am using microblaze. I want to connect a peripheral with the PLB bus.
So, in my design, I have an asynchronous block, communicating with an external peripheral, the external peripheral provides the clock. The input in the FPGA is from a CLKIN pin.
My question is, if I am declaring this correct in the UCF file.
Net fpga_0_my_i2s_0_BCLK_pin TNM_NET = E10;
TIMESPEC TS_fpga_0_my_i2s_0_BCLK_pin = PERIOD fpga_0_my_i2s_0_BCLK_pin 4000 kHz;
Net fpga_0_my_i2s_0_BCLK_pin LOC=E10 | IOSTANDARD = LVCMOS33;
If it is not correct, can you suggest something else? Does it need anything else? Is it just this?
Thanks,
Bill.