Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

low quadrature error architecture (?)

Status
Not open for further replies.

.matteo

Newbie level 5
Joined
Jan 26, 2010
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,324
Hi everybody,
this is my first post in this forum, even if I've always been looking with interest to a lot of posts :D

I'm working on a project where the quality of the post processing in BB strongly depends on the phase error between the two LOs sin and cos of the receiver. I was wondering, is there any architecture that has some kind of trick to eliminte or compensate for the phase error created in generating the quadrature signal?

Thanks
M.

Added after 1 hours 56 minutes:

what about a Digital IF Hartley receiver in which I perform the first downconversion just with a cos and then I go to digital and generate sin and cos digitally with a known error?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top