Does Verilog-A support arrays assigment?
Is there a method to assign an array in a single statement.
For example, a<3:0>={1,0,1,0} and suppose 1,0 is a specified level.
Thanks for your help!