Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Assertions mechanism between various languages

Status
Not open for further replies.
A

arpan_sen

Newbie level 6
Joined
Jan 21, 2004
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
92
Assertions

Hi,
I believe assertion mechanism between vhdl and systemverilog differ
considerably. I wanted to know if PSL or for that matter any other do
has the same kind of features assorted.
Thanks.

#Use proper forum for posting. (Topic moved from Ebook upload/download)# Marie65
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top