Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

comparator hysteresis in segma delta applications

Status
Not open for further replies.

svensl

Full Member level 1
Joined
Mar 25, 2005
Messages
99
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
2,202
comparator hysteresis

Hello all,

I am currently using a simple latched comparator in a CT sigma delta ADC.
My question is with regards to deterministic and random hysteresis.

When I test the comparator and provide it with a very slowly rising ramp then, very close to the threshold, the comparator will randomly jump around a bit before it makes up its mind. This only happens when the i/p is varying very slowly, i.e. slope of 250V/s. I would imagine a similar thing happens when the i/p has spikes due to kickback noise from the comparator.

Can this be a problem in the closed loop?
Is what I am seeing random hysteresis?

When searching the net I always find comments that a hysteresis of 10% of the full range does not degrade the performance of the sigma delta much. But I am not certain that this randomness is part of a deterministic hysteresis?

Can somone please help me out on this issue.

Cheers
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top