Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to reduce the harmonic of current steering DAC?

Status
Not open for further replies.
W

winsonpku

Advanced Member level 4
Joined
Jul 7, 2005
Messages
119
Helped
6
Reputation
12
Reaction score
0
Trophy points
1,296
Activity points
2,351
dac harmonic

I have designed a 10bit 60MSPS current steering DAC.
The simulation showes the 3rd harmonic is a little large.
Simulation results are showed in attachment.
What is the reason of 3rd harmonic and how to reduce this?
Thanks!
 

in many paper i've read, it says that we have to increase the output impedance of current source..

i am in the middle of current-steering DAC design project too..
but i dont know how to simulate SFDR like you did..
could you u tell me how to do it?
and what did you do to simulate DNL and INL? because to me, it's very time consuming.. is there any alternative method to do that?
the simulator i'm using is SIMetrix.. what's your simulator?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top