abcyin
Full Member level 4
Hi, all
I am a freshman in Verilog-A, I am wondering why do we need verilog-A, any reason is welcome here, from fundamental to specialized, finally I will summarize your replies in this post.
Thanks in advance,
and best regards.
I am a freshman in Verilog-A, I am wondering why do we need verilog-A, any reason is welcome here, from fundamental to specialized, finally I will summarize your replies in this post.
Thanks in advance,
and best regards.