Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
latches are very often part of a scan chain, but most commonly as "lock-up latches" that occur between clock domains, to guard against hold time violations in scan shift mode.
If you're curious and want more answers, go to DFT Forum - many DFT folks hang out there.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.