Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ATSC 8VSB Scrambler/Descrambler Design Question

Status
Not open for further replies.

jgroleau

Newbie level 1
Joined
Jan 29, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
Hi. I am in the process of writing a software scrambler/descrambler that is ATSC compliant. The A/53 standard has a brief description of how to do scrambling(randomizer). I have code written that will scramble and descramble a data stream. I have made some assumptions in the design that I would like to confirm are ATSC compliant. Any help would be appreciated verifying my assumptions.

1. Initialization value 0xF180 is shifted into the scrambler MSB First and it is shifted into the scrambler one bit at a time at the scrambler's LSB (i.e. Load to 1). This means the initial value of the scrambler is not 0xF180 but is the value obtained by shifting it into the scrambler.

2. Scrambler is shifted first and then taps are XOR'd with register outputs.

3. The initial Byte output of the scrambler is XOR'd with the first byte of the data segment.

4. Data segment bytes are not shifted into the scrambler. In other words the scrambler output is independent of the data stream.

5.Scrambler is shifted once per data segment byte.

Thanks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top